Listing 1 - 10 of 24 | << page >> |
Sort by
|
Choose an application
Embedded computer systems --- Multiprocessors --- Systems on a chip
Choose an application
This book explores near-threshold computing (NTC), a design-space using techniques to run digital chips (processors) near the lowest possible voltage. Readers will be enabled with specific techniques to design chips that are extremely robust; tolerating variability and resilient against errors. Variability-aware voltage and frequency allocation schemes will be presented that will provide performance guarantees, when moving toward near-threshold manycore chips. · Provides an introduction to near-threshold computing, enabling reader with a variety of tools to face the challenges of the power/utilization wall; · Demonstrates how to design efficient voltage regulation, so that each region of the chip can operate at the most efficient voltage and frequency point; · Investigates how performance guarantees can be ensured when moving towards NTC manycores through variability-aware voltage and frequency allocation schemes. .
Electrical Engineering --- Electrical & Computer Engineering --- Engineering & Applied Sciences --- Microwave circuits --- Electronic circuit design. --- Modulation (Electronics) --- Design and construction. --- Radio modulation --- Electronic circuits --- Circuits, Microwave --- Design --- Electronics --- Modulation theory --- Radio --- Signal theory (Telecommunication) --- Microwave devices --- Systems engineering. --- Computer science. --- Circuits and Systems. --- Processor Architectures. --- Electronic Circuits and Devices. --- Informatics --- Science --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- Design and construction --- Electronic circuits. --- Microprocessors. --- Minicomputers --- Electron-tube circuits --- Electric circuits --- Electron tubes
Choose an application
This book explores near-threshold computing (NTC), a design-space using techniques to run digital chips (processors) near the lowest possible voltage. Readers will be enabled with specific techniques to design chips that are extremely robust; tolerating variability and resilient against errors. Variability-aware voltage and frequency allocation schemes will be presented that will provide performance guarantees, when moving toward near-threshold manycore chips. · Provides an introduction to near-threshold computing, enabling reader with a variety of tools to face the challenges of the power/utilization wall; · Demonstrates how to design efficient voltage regulation, so that each region of the chip can operate at the most efficient voltage and frequency point; · Investigates how performance guarantees can be ensured when moving towards NTC manycores through variability-aware voltage and frequency allocation schemes. .
Choose an application
NOCS is the premier event dedicated to interdisciplinary research on on-chip, package-scale, chip-to-chip, and rack-scale communication technology, architecture, design methods, applications and systems. NOCS brings together scientists and engineers working on innovations and applications from inter-related research communities, including discrete optimization and algorithms, computer architecture, networking, circuits and systems, packaging, embedded systems, and design automation.
Choose an application
This book serves as a reference for researchers and designers in Embedded Systems who need to explore design alternatives. The MULTICUBE project (an EU Seventh Framework Programme project) has focused on this problem for the past three years and is the basis for this book. It provides a design space exploration methodology for the analysis of system characteristics and the selection of the most appropriate architectural solution to satisfy requirements in terms of performance, power consumption, number of required resources, etc. This book focuses on the design of complex applications, where the choice of the optimal design alternative in terms of application/architecture pair is too complex to be pursued through a full search comparison, especially because of the multi-objective nature of the designer’s goal, the simulation time required and the number of parameters of the multi-core architecture to be optimized concurrently. The methodologies presented have been applied to several application domains to demonstrate their applicability and benefits. First, a high-level modeling and exploration approach has been applied for a powerline communication network based on a SoC, then the application of the automatic DSE flow to parallel on-chip architectures is discussed, and finally the DSE for run-time management has been applied to a reconfigurable system for video streaming. Describes the MULTICUBE Design Space Exploration methodology, which provides a multi-level system specification and modeling framework to provide static and dynamic evaluation of the system-level metrics; Provides a common tool interface composed of several layers that are connected through standardized interfaces; Offers a short path to real design space exploration, through use of industrial design flows for examples and tools; Includes optimizations in areas such as multi-processor architectures, multimedia, power consumption, design time, system-level simulation and profiling, run-time management of resources, etc. .
Embedded computer systems --- Multiprocessors --- Systems on a chip --- Electrical & Computer Engineering --- Engineering & Applied Sciences --- Electrical Engineering --- Multiprocessors. --- Systems on a chip. --- SOC design --- Systems on chip --- Engineering. --- Computer-aided engineering. --- Electronic circuits. --- Circuits and Systems. --- Computer-Aided Engineering (CAD, CAE) and Design. --- Electronic digital computers --- Multiprogramming (Electronic computers) --- Parallel processing (Electronic computers) --- Systems engineering. --- Computer aided design. --- CAD (Computer-aided design) --- Computer-assisted design --- Computer-aided engineering --- Design --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- Design and construction --- CAE --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Data processing
Choose an application
Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities, since power and energy issues still represent one of the limiting factors in integrating multi- and many-cores on a single chip. This book covers power and energy aware design techniques from several perspectives and abstraction levels and offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures. •Describes the most important design techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip based architectures; •Applies state-of-the-art, low-power design techniques to the design of Networks-on-Chip, to demonstrate methodology for design of high-speed, low-power interconnect; •Offers a single source reference to the latest research, otherwise available only in disparate journals and conference proceedings.
Computer networks. --- Systems on a chip -- Design and construction. --- Systems on a chip. --- Networks on a chip --- Low voltage integrated circuits --- Electrical & Computer Engineering --- Engineering & Applied Sciences --- Electrical Engineering --- Telecommunications --- SOC design --- Systems on chip --- Communication systems, Computer --- Computer communication systems --- Data networks, Computer --- ECNs (Electronic communication networks) --- Electronic communication networks --- Networks, Computer --- Teleprocessing networks --- Engineering. --- Computer-aided engineering. --- Electronic circuits. --- Circuits and Systems. --- Computer-Aided Engineering (CAD, CAE) and Design. --- Data transmission systems --- Digital communications --- Electronic systems --- Information networks --- Telecommunication --- Cyberinfrastructure --- Electronic data processing --- Network computers --- Embedded computer systems --- Distributed processing --- Systems engineering. --- Computer aided design. --- CAD (Computer-aided design) --- Computer-assisted design --- Computer-aided engineering --- Design --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- Design and construction --- CAE --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Data processing
Choose an application
Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems. This 5th issue contains extended versions of papers by the best paper award candidates of IC-SAMOS 2009 and the SAMOS 2009 Workshop, colocated events of the 9th International Symposium on Systems, Architectures, Modeling and Simulation, SAMOS 2009, held in Samos, Greece, in 2009. The 7 papers included in this volume were carefully reviewed and selected. The papers cover research on embedded processor hardware/software design and integration and present challenging research trends.
Computer science. --- Microprogramming. --- Logic design. --- Computer network architectures. --- Operating systems (Computers). --- Arithmetic and Logic Structures. --- Control Structures and Microprogramming. --- Logic Design. --- Computer System Implementation. --- Operating Systems. --- Programming Languages, Compilers, Interpreters. --- Computer operating systems --- Computers --- Disk operating systems --- Systems software --- Architectures, Computer network --- Network architectures, Computer --- Computer architecture --- Design, Logic --- Design of logic systems --- Digital electronics --- Electronic circuit design --- Logic circuits --- Machine theory --- Switching theory --- Computer programming --- Informatics --- Science --- Operating systems --- Compilers (Computer programs) --- Embedded computer systems --- High performance computing. --- Compiling programs (Computer programs) --- Computer programs --- Programming software --- Arithmetic and logic units, Computer. --- Microprogramming . --- Architecture, Computer. --- Programming languages (Electronic computers). --- Computer languages --- Computer program languages --- Computer programming languages --- Machine language --- Electronic data processing --- Languages, Artificial --- Architecture, Computer --- Arithmetic and logic units, Computer --- Computer arithmetic --- Electronic digital computers --- Circuits
Choose an application
This book constitutes the proceedings of the 22st International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2021, which took place in July 2022 in Samos, Greece. The 11 full papers and 7 short papers presented in this volume were carefully reviewed and selected from 45 submissions. The conference covers a wide range of embedded systems design aspects, including machine learning accelerators, and power management and programmable dataflow systems.
Choose an application
Choose an application
Listing 1 - 10 of 24 | << page >> |
Sort by
|